PATENT ABSTRACTS OF JAPAN

(11)Publication number:

07-134628

(43) Date of publication of application: 23.05.1995

(51)Int.Cl.

G06F 1/32 G06F 1/04

(21) Application number: 05-281448

(71)Applicant: HITACHI LTD

(22)Date of filing:

10.11.1993

(72)Inventor: TAMURA TAKAYUKI

KATO NOBUTAKA TOMA TAKASHI SUKAI KAZUO


TAMURA CHIHIRO KAMIMAKI HIDEKI

(54) POWER SAVING CONTROL METHOD AND INFORMATION PROCESSOR

(57) Abstract:

PURPOSE: To reduce the useless power consumption even when an information processor is connected to a network.

CONSTITUTION: If a network controller included in a peripheral I/O part 13 is not connected to a network 2 and no input is supplied to an input device of the part 13 for a fixed time, the necessary data are saved into a main storage part 12 to recover the state of an information processor at a relevant time point. So that the supply of power is cut to a CPU part 11, a display part 13 and the part 13 to transit to a 1st power saving mode. When the network controller is connected to the network 2 and no input is supplied to the input device for a fixed time, the supply of power is cut to the part 14 and the clock frequency needed for operation of the inpu device is reduced to transit to a 2nd power saving mode. Furthermore, if the part 11 has no processing under execution, the clock frequency necessary for operation of both parts 11 and 12 is reduced to transit to a 3rd power saving mode.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

BEST AVAILABLE COPY

Copyright (C); 1998,2000 Japanese Patent Office